

Cnuas Software Stack, Datasheet



Software stack overview, runtime, daemons, control plane and tooling

Document DS-CNU-010 • **Revision** E • **Issued** 23 August 2026 • **Status** Published

Item	Value
Part	cnuas software stack
Type	Host and guest software components
Version	5c3d075
Repo	PacketFive/cnuas

1. Overview

The other datasheets in this library describe emulated **devices**. This one describes the **software** that drives them: the GPU runtime and compute backends, the verbs provider, the switch and fabric daemons, the control plane, and the build and lifecycle tooling.

The stack is split into two clearly separated groups. Section 3 lists what ships and is tested today. Section 8 lists what is designed but not yet written. No component appears in both.

Read this with the validation matrix

Every availability claim below is backed by a named test in the Validation Matrix. If a component has no row there, it is not claimed as available here.

2. Stack layout

Diagram available in the online documentation at <https://github.com/PacketFive/cnuas>.

3. Available components

Component	Package	Role	Validated by
libcnuasrt.so	cnuas-libcnuasrt	GPU runtime API, CUDA-Runtime style	cnuasrt_smoke, sgemm_smoke
libcnuasdev.so	cnuas-libcnuasrt	Low level device access below the runtime	compute_smoke
Compute backends	cnuas-libcnuasrt	Scalar, AVX2, AVX-512 and CnuasIR kernels loaded at runtime	compute_backend_smoke, compute_so_smoke
libcnuasblas.so	cnuas-libcnuasrt	Dense linear algebra v0.1, cuBLAS style, over the runtime kernels	cnuasblas_host_smoke, cnuasblas_smoke
libcnuasir.a	cnuas-libcnuasrt	CnuasIR object format parser and validator	cnuasir_object_smoke
CnuasIR backend	cnuas-libcnuasrt	Interpreter for the CnuasIR v0.1 subset, selected by name	cnuasir_interp_smoke
libcnuaspeermem.sosource tree		Export CnuasGPU memory as DMA-BUF and register it with CnuasNIC	peermem_abi_smoke, peermem_api_smoke



Component	Package	Role	Validated by
libcnuas-rdma	libcnuas-providers	rdma-core verbs provider for CnuasNIC	test_rocev2_e2e.py, test_ib_e2e.py
cnuas-vswitchd	cnuas-vswitchd	Switch data plane and management socket	35 cases in tests/
cnuas-cli	cnuas-cli	Switch command line client	test_mgmt_api.py
cnuaslink-cli	cnuas-link-cli	Fabric command line client	cli/tests/test_cli_e2e.py, 10 cases
cnuassmi	cnuas-gpu-modules	GPU inventory and telemetry, nvidia-smi equivalent	manual
cnuas control plane	source tree	REST API and command line over every component	52 cases
cnuas-tools	source tree	Build, package, image, virtual machine, release, deploy	122 cases
Facility twin	source tree	Campus layout, power model, OpenUSD stage	59 cases

Where the detail lives

This datasheet is the map. Each component has its own datasheet.

Component	Datasheet
Accelerator runtime	CnuasRT
Device library and compute backends	CnuasDev
Guest kernel modules	Kernel Modules
Verbs provider	Verbs Provider
GPU-memory RDMA registration	Cnuas Peer Memory
Control plane	Control Plane
Build and deployment tooling	Cnuas Tools
Operator clients	Management Tools
Facility twin	Facility Twin
Management controllers	CnuasBMC
Compiler, instruction set, collectives, one sided messaging, numerical libraries	CnuasCC, CnuasIR, CnuasCCL, CnuasSHMEM, Math Libraries

4. GPU runtime API, as implemented

libcnuasrt.so version 0.2.0. This is the surface that exists in the tree today.

Group	Entry points
Lifecycle	cnuasInit, cnuasShutdown
Device	cnuasGetDeviceCount, cnuasGetDevice, cnuasSetDevice, cnuasGetDeviceProperties
Memory	cnuasMalloc, cnuasFree, cnuasMemcpy with host to device, device to host, and device to device kinds
Synchronisation	cnuasDeviceSynchronize
Internal	cnuasInternalMapDevice, and the backend helpers cnuas_compute_get, cnuas_compute_active_name, cnuas_compute_reset



Group	Entry points
Kernels	<code>cnuasSgemm</code> , <code>cnuasVectorAddF32</code> , <code>cnuasVectorDotF32</code> , <code>cnuasVectorScaleF32</code>
Activations	<code>cnuasReluF32</code> , <code>cnuasGeluF32</code> , <code>cnuasSiluF32</code> , <code>cnuasSigmoidF32</code> , <code>cnuasTanhF32</code> , <code>cnuasSoftmaxF32</code>
Modules	<code>cnuasModuleLoad</code> , <code>cnuasModuleUnload</code> , <code>cnuasLaunchKernel</code>
Errors	<code>cnuasError</code> codes and <code>cnuasGetErrorString</code>

Kernels compile, but only the scalar subset

`cnuasLaunchKernel` runs a CnuasIR object, and the interpreting backend executes it. `cnuascc` now compiles a device source file to such an object, so a kernel no longer has to be written as an instruction stream by hand. Two limits remain: code generation covers the scalar subset only, so a kernel that needs the vector unit is still hand written, and there is no triple angle bracket launch syntax, so the caller uses the module and launch entry points directly. Only the CnuasIR backend implements `execute_cnuasir`, so a launch on any other backend fails with `cnuasErrorNotSupported`. CnuasGPU Design describes the target design, not the current build. Full detail is in the CnuasRT datasheet.

5. Device API, as implemented

`libcnuasdev.so` version 0.1.0.

Group	Entry points
Handle	<code>cnuasdev_open</code> , <code>cnuasdev_close</code>
Discovery	<code>cnuasdev_get_device_count</code> , <code>cnuasdev_query_info</code>
Memory	<code>cnuasdev_alloc</code> , <code>cnuasdev_free</code> , <code>cnuasdev_memcpy</code>
Mapping	<code>cnuasdev_mmap</code> , <code>cnuasdev_munmap</code>
Diagnostics	<code>cnuasdev_status_str</code> , returning text for a <code>cnuasdev_status_t</code> code

6. Compute backends

Kernels are compiled once per instruction set and loaded through a small dispatching loader, so one runtime binary works across host generations.

Backend	Shared object	Selected when
AVX-512	<code>libcnuasrt-avx512.so</code>	Host advertises AVX-512
AVX2	<code>libcnuasrt-avx2.so</code>	Host advertises AVX2
Scalar	<code>libcnuasrt-scalar.so</code>	Fallback, always usable

Selection happens at first use and can be overridden with an environment variable, which is what `compute_backend_smoke` exercises. Both backend tests run on any host, with no emulated device present, which makes them the fastest regression signal in the GPU stack.

7. Control plane and tooling

Surface	Command	Notes
Health across all components	<code>cnuas system health</code>	Reachability probe



Surface	Command	Notes
Inventory	<code>cnuas system inventory</code>	Snapshot of reachable components
Versions	<code>cnuas system versions</code>	Resolved from git tags per repository
Switch control	<code>cnuas switch ...</code>	Ports, forwarding database, priority flow control, telemetry
Build and package	<code>cnuas-tools pkg build</code>	Produces the Debian packages named in section 3
Golden image	<code>cnuas-tools image build</code>	Ubuntu 24.04 base plus pinned kernel
Virtual machines	<code>cnuas-tools vm ...</code>	Lifecycle for the lab guests
Release and deploy	<code>cnuas-tools release,</code> <code>cnuas-tools deploy</code>	Bundle name is <code>cnuas</code>

8. State of the upper software stack

Named here so the boundary between plan and product stays visible, and so nobody mistakes a design document for a shipped feature. A component is listed as partial only when a test in the validation matrix covers what is claimed.

8.1 Partially implemented

Component	Model	What ships	What is missing
CnuasBLAS	cuBLAS	v0.1, level 1 to level 3 over the shipped kernels	Kernels the caller writes, which need <code>cnuascc</code>
CnuasCCL	NCCL	v0.1 bootstrap, membership, broadcast, AllReduce, AllGather	Carriage over CnuasLink, reduce scatter, all to all
CnuasIR toolchain	PTX	Object format, packer, validator, disassembler, interpreting backend, and the module and launch API	A compiler that emits it, the tensor and synchronisation instruction classes, and the instruction set freeze at version 1

8.2 No code in the tree

Component	Models	Blocking dependency	Preview datasheet
<code>cnuascc</code>	<code>nvcc</code>	LLVM backend for CnuasIR	CnuasCC
CnuasSHMEM	NVSHMEM	One-sided put, get, and atomics over CnuasLink	CnuasSHMEM
CnuasDNN, CnuasFFT, CnuasSPARSE	cuDNN, cuFFT, cuSPARSE	<code>cnuascc</code>	Math Libraries
CnuasSOLVER	cuSOLVER	CnuasBLAS v0.2	Math Libraries
<code>cnuas-dcgm</code> , <code>cnuas-dcgm</code>	<code>dcgm</code> , <code>dcgm</code>	Telemetry schema	Management Tools
<code>cnuas-prof</code>	Nsight Compute	Performance counter interrupt path	Management Tools

9. Integration information



Item	Value
Superproject	PacketFive/cnuas
Guest operating system	Ubuntu 24.04
Kernel	6.19.0-cnuas, from PacketFive/linux
Emulator	PacketFive/qemu fork
Python	3.12
Kernel modules	cnuas_net.ko, cnuas_ib.ko, cnuasgpu.ko
Golden image	cnuas-vm-vX.Y.Z.qcow2

Version coupling between the kernel, the emulator, and the modules is enforced by the `compat.json` document that ships with every release, using its `cnuas_min` field. See Deployment.

10. Revision history

Version	Change
0.5.0	Adds the implemented and host-tested <code>libcnuaspeermem</code> component and its dedicated datasheet; live guest transfer validation remains gated.
0.4.0	Records roadmap 6.4c. Adds the CnuasIR interpreting backend to section 3 and the module and launch API to section 4.
0.3.0	Section 8 split into partially implemented and no code in the tree, placing CnuasCCL, CnuasBLAS and the CnuasIR tools under partially implemented.
0.2.0	Adds CnuasBLAS v0.1 and the CnuasIR object parser to section 3.
0.1.0	First publication. Records the implemented runtime, device API, compute backends, control plane, and tooling, and separates them from the designed but unwritten compiler and numerical libraries.

PacketFive, Packet Five Networks Ltd., Dublin, Ireland.

Cnuas Virtual AI/HPC Infrastructure is published at <https://github.com/PacketFive/cnuas> under the Apache License 2.0; read it at <https://github.com/PacketFive/cnuas/blob/main/LICENSE>.

Cnuas Virtual AI/HPC Infrastructure is emulation software. It is not affiliated with, endorsed by, or derived from any hardware vendor, and every device it models is a software artefact. The work is published by its authors in a personal capacity and is not sponsored or endorsed by any employer.

Specifications describe the referenced revision of the software and may change without notice. Contact info@packetfive.com.